|
|
b5bb582c54
|
Tile fetch refactor and window pixel get
|
2021-10-31 17:03:59 -05:00 |
|
|
|
5723c3b3b6
|
Fix interrupts, implement halt mode and fix IME
|
2021-10-31 07:25:47 -05:00 |
|
|
|
61db367f31
|
Timer implement
|
2021-10-30 09:13:31 -05:00 |
|
|
|
abbd46ebed
|
Refactor interrupt enum
|
2021-10-29 18:27:21 -05:00 |
|
|
|
66731e1c8e
|
Refactor interrupt implementation
|
2021-10-29 17:03:02 -05:00 |
|
|
|
c77bc9db70
|
Experimental interrupts
|
2021-10-29 15:40:47 -05:00 |
|
|
|
7f9fdc9935
|
PPU timings
|
2021-10-28 19:38:30 -05:00 |
|
|
|
886fc3cd4a
|
Rendering a basic window with pixels
|
2021-10-26 17:34:59 -05:00 |
|
|
|
d655442b9a
|
Prevent crashing on debug
|
2021-10-22 09:56:54 -05:00 |
|
|
|
3abdbbde85
|
Start modeling graphics
|
2021-10-21 11:06:25 -05:00 |
|
|
|
d2bf668bdc
|
Reducing some warnings
|
2021-10-20 18:24:13 -05:00 |
|
|
|
758772200f
|
Some refactors on instructions
|
2021-10-20 18:16:45 -05:00 |
|
|
|
09c9ef16aa
|
Refactor parameter bytes
|
2021-10-20 18:03:59 -05:00 |
|
|
|
72ad41f121
|
Implement cycle counting
|
2021-10-20 16:32:01 -05:00 |
|
|
|
aa60d8586f
|
Update project name again
|
2021-10-20 14:33:11 -05:00 |
|
|
|
b154b4a5cb
|
Fix some LD and rotate instructions
|
2021-10-20 13:39:39 -05:00 |
|
|
|
82fafad9cc
|
Fix RST instruction
|
2021-10-20 12:29:55 -05:00 |
|
|
|
0a1f075734
|
Fix ADC and SBC instructions
|
2021-10-19 21:55:35 -05:00 |
|
|
|
39ea049fda
|
Fix many signed ADD
|
2021-10-19 20:10:17 -05:00 |
|
|
|
fade566d12
|
Overflow bug
|
2021-10-19 14:34:23 -05:00 |
|
|
|
3b81d34d71
|
More bugs on add instructions
|
2021-10-19 14:33:11 -05:00 |
|
|
|
8b287c17c7
|
Fix ADD carry
|
2021-10-19 13:59:53 -05:00 |
|
|
|
6b1d50ba76
|
Prevent panic on adding or sub with overflow on CPU
|
2021-10-19 13:17:14 -05:00 |
|
|
|
f928207a8d
|
0xF8 instruction
|
2021-10-19 11:04:52 -05:00 |
|
|
|
b6b7e7bf73
|
Last interrupt instructions
|
2021-10-19 10:41:18 -05:00 |
|
|
|
ff9fd48190
|
SCF instruction
|
2021-10-19 10:33:43 -05:00 |
|
|
|
08513ae110
|
CCF Instruction
|
2021-10-19 10:30:36 -05:00 |
|
|
|
ad5211d057
|
CPL Instruction
|
2021-10-19 10:24:54 -05:00 |
|
|
|
7bdbfebd0e
|
Trim some lines
|
2021-10-19 10:12:17 -05:00 |
|
|
|
9013c09437
|
SET instruction
|
2021-10-19 10:06:22 -05:00 |
|
|
|
e4586db39a
|
RES instruction
|
2021-10-19 10:02:43 -05:00 |
|
|
|
edc8429aa2
|
BIT instruction
|
2021-10-19 09:53:50 -05:00 |
|
|
|
a64d15c9ce
|
SWAP instruction
|
2021-10-19 09:40:42 -05:00 |
|
|
|
d1029c1dc7
|
Uncommenting some asserts
|
2021-10-19 09:26:49 -05:00 |
|
|
|
3f46ab4a54
|
Fix DAA instruction
|
2021-10-19 09:22:23 -05:00 |
|
|
|
f1a035d5ac
|
WIP DAA instruction
|
2021-10-18 23:24:04 -05:00 |
|
|
|
b964992f8a
|
Implement more JP instructions
|
2021-10-18 18:46:17 -05:00 |
|
|
|
eeeba76ebd
|
ADD instruction bug
|
2021-10-18 18:18:57 -05:00 |
|
|
|
ac91f8f50d
|
Fix INC and DEC
|
2021-10-18 17:27:46 -05:00 |
|
|
|
199470cc70
|
RET instructions
|
2021-10-18 16:54:25 -05:00 |
|
|
|
581e1c19d6
|
Bug on RET instruction
|
2021-10-18 13:18:15 -05:00 |
|
|
|
aded5fe534
|
ADC and SBC instructions (no tests)
|
2021-10-18 13:15:26 -05:00 |
|
|
|
2b633c9ee0
|
RL and RR instructions bug
|
2021-10-18 12:45:16 -05:00 |
|
|
|
ca4a6c9f6a
|
Bug RLA and RRA
|
2021-10-18 12:31:25 -05:00 |
|
|
|
59acdd555e
|
Fix SRL instruction
|
2021-10-18 12:03:24 -05:00 |
|
|
|
9b08306c96
|
Temporally omitting tests for SLA and SRA
|
2021-10-18 10:57:06 -05:00 |
|
|
|
d093aa483d
|
One more test with bus
|
2021-10-18 10:33:59 -05:00 |
|
|
|
aad827f05f
|
RR instruction
|
2021-10-18 10:25:45 -05:00 |
|
|
|
8d1a0f6f2f
|
RL instruction
|
2021-10-18 10:13:23 -05:00 |
|
|
|
9adf41ee47
|
16bit substraction is not really needed
|
2021-10-18 08:44:22 -05:00 |
|
